Talha Ahmed

\heartsuit Suwon, South Korea \boxdot talhaahmed@skku.edu \checkmark +82-10-6464-9007 in ta	alha-a-316a68113 O talha-ahmed-1
Education	
Sungkyunkwan University MS in Electrical and Computer Engineering	Sept 2023 – June 2025 (expected)
• GPA: 3.07/4.5	
• Coursework: SoC Architecture, Digital IC, Memory System, Advance Algorithms	linis
UIT University BS in Software Engineering	Aug 2018 – Aug 2022
• GPA: $3.1/4.0$	
\circ Research Area: Computer Architecture, Digital Logic Design	
Technologies	
Languages: Scala, CHISEL, C, Python, CUDA, Verilog, Assembly	
Technologies: Chipyard, Git, Vivado, Linux, RISC-V ISA	
Experience	
Research Fellow	Sept 2023 – Presen
Computer Architecture and Systems Lab - COMPASS LAB SKKU	Suwon, South Kored
• Server setup for Firesim with Alveo-U280 FPGA for cloud-based FPGA acceler	ation.
• Evaluate multiple sparse MatMul algorithms on GPU using CUDA.	
• Improving the security and performance by minimizing the overhead for NVMe	based storage.
RISC-V CPU Designer	$Oct \ 2022 - Sept \ 2023$
Internee	Berkeley, California (Remote
• Integrate memory system IP with the Rocket Chip based server class CPU in C	CHISEL.
• Design and integrate GPIO in SoC with appropriate cells.	
• Verify the integration of SRAM based memory IPs in RTL.	
• Added new MMIO modules to Rocket Chip for better understanding the RTL g	generation flow.
Google Summer of Code 2022	June 2022 – Sept 2022
Center for Research in Open Source Software - CROSS	Santa Cruz, California (Remote
$\circ~$ Implement the digital design of the latch-based register file.	
• Extend OpenRAM memory compiler for register file generation.	
$\circ~$ Use open source Skywater PDKs for compilation and fix DRC and LVS issues.	
Research Assistant	Sept 2022 - Aug 2023
Research Intern Micro Electronics Research Lab MERI	Sept 2019 – Sept 2022 Karachi Pakistar
a Designed a System on Chip (SoC) Concrator in CHISEI HDI	
• Designed a System on Chip (500) Generator in ChipLi HDL.	DK
• Designed Timer and SPI device and integrated M extension in Nucleus RV core	
 Involved in reverse engineering of Rocket Chip. 	
Dublications	
An Experimental Study of Merkle Tree-Based Security Mechanism for Sec	cure Osaka, Japan

SSD Storages <u>Talha Ahmed</u> and Seokin Hong 2025 International Conference on Electronics, Information, and Communication (ICEIC) 10.1109/ICEIC64972.2025.10879627 ☑

Achievement

Tape-out: Multi Project Wafer 6

So CNow generated SoC is taped out in Google sponsered MPW-6.

Mentorship

Linux Foundation Mentorship Program 2023 - Mentor	Blog 🗹
Mentored a RISC-V sponsored project in Linux Foundation.	
Google Summer of Code 2022 - Mentee	Blog 🗹
Project "Register File Generator" under supervision of CROSS - UC Santa Cruz.	
Projects	
SoC-Now: Open Source Web based RISC-V SoC Generator. Undergrad Thesis	Github: SoC-Now 🗹
• Developed plug-and-play SoC components (e.g., bus interconnects, devices and RV32im parametrized with CHISEL, integrated a web interface for automated SoC generation and	fc core), made configurations l emulation.
• Tools Used: Scala, CHISEL, Python	
OpenRegFile: Open Source Register File Generator	GSoC'22 🗹
• Extended the OpenRAM memory compiler to automate latch-based register file generatio dard cells.	n using Skywater 130nm stan-
 OpenRegFile produces spice netlists, layouts, and Verilog models, utilizing hierarchical dec designs. 	coders and muxes from SRAM
• Tools Used: Python, OpenRAM, Magic, Netgen	
MDU_RV32: Multiplication and Division Unit for RV32 Core.	Github: mdu_rv32
\circ Implemented M extension in Nucleus RV (a RISC-V based core in CHISEL) along with co	mpliance verification.
• Tools Used: Scala, CHISEL	
Poster Presentation	
RISC-V Summit Europe 2023	Extended Abstract

RISC-V Summit Europe 2023	Extended Abstract
ChipShop: A Cloud-Based GUI for Accelerating SoC Design	
First Firesim and Chipyard User and Developer Workshop at ASPLOS'23	Workshop 🗹
ChipShop: A Cloud-Based GUI for Accelerating SoC Design	
Workshop on Open Source EDA Technology - WOSET'22	Workshop 🗹
SoC-Now: An Open-Source Web based RISC-V SoC Generator	
Bitstream Chef	
OpenRegFile: Open-Source Register File Generation	
RISC-V International Summit 2020	$Presentation \ \blacksquare$
Reverse Engineering of Rocket Chip	

Extras

Technical Report Writing for Engineers: *Future Learn, University of Sheffield.* **XOR Linked List Data Structure:**

Certificate \mathbf{C} Article \mathbf{C}